





## ATHLON Control and Debug






- Processor DDR Memory Interface




3 HT\_CADIN\_H[15..0] >> HT\_CADIN\_H[15..0]  
3 HT\_CADIN\_L[15..0] >> HT\_CADIN\_L[15..0]


HT\_CADOUT\_H[15..0] >> HT\_CADOUT\_H[15..0] 3  
HT\_CADOUT\_L[15..0] >> HT\_CADOUT\_L[15..0] 3



HYPERTRANSPORT I/F





3 HT\_CLKOUT\_H0 >>  
3 HT\_CLKOUT\_L0 >>  
3 HT\_CLKOUT\_H1 >>  
3 HT\_CLKOUT\_L1 >>  
3 HT\_CTLOUT\_H0 >>  
3 HT\_CTLOUT\_L0 >>  
3 HT\_CTLOUT\_H1 >>  
3 HT\_CTLOUT\_L1 >>  
3 HT\_CLKIN\_H0 >>  
3 HT\_CLKIN\_L0 >>  
3 HT\_CLKIN\_H1 >>  
3 HT\_CLKIN\_L1 >>  
3 HT\_CTLIN\_H0 >>  
3 HT\_CTLIN\_L0 >>  
3 HT\_CTLIN\_H1 >>  
3 HT\_CTLIN\_L1 >>

				<b>JETWAY INFORMATION CO.,LTD.</b>			
Title				RD980-HT3 LINK I/F			
Size		Document Number		Rev		1.0	
Custom		HA18					
Date: Tuesday, June 21, 2011				Sheet 5 of 26			



PWM\_GPIO2 R371 NC-42A1K-F  
 PWM\_GPIO3 R402 NC-42A1K-F  
 PWM\_GPIO4 R370 NC-42A1K-F  
 PWM\_GPIO1 R416 NC-42A1K-F  
 PWM\_GPIO6 R365 NC-42A1K-F



#### DFT\_GPIO5: STRAP\_DEBUG\_BUS\_GPIO\_ENABLEB

Enables the Test Debug Bus using GPIO.  
 1 : Disable ( Can still be enabled using nbcfg register access)  
 0 : Enable

#### DFT\_GPIO[4:2]: STRAP\_PCIE\_GPP\_CFG[2:0]

These pin straps are used to configure PCI-E GPP mode.  
 GPIO4:3:2  
 000 : 4:2:4 B  
 001 : 4:1:1:4 C  
 010 : 1:1:1:1:1:1:4 L (Hardware Default)  
 011 : 2:1:1:1:1:1:4 E  
 100 : 2:2:1:1:1:4 K  
 101 : 2:2:2:4 C2  
 110: Hardware default (mode L) or EEPROM  
 111: Hardware default (mode L) or EEPROM  
 101 : 01100  
 111 : 01011

#### DFT\_GPIO1: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM  
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

#### DFT\_GPIO0: STRAP\_DEBUG\_BUS\_PCIE\_ENABLEB

Enables the Test Debug Bus using PCIE bus  
 1 : Disable ( Can still be enabled using nbcfg register access )  
 0 : Enable

RX740/RS740/RS780 difference table (Control signal)

	RS740	RX780	RS780	RS880
NB_PWRGD	3.3V IN	1.8V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP	OD	OD	OD/3.3V IN	3.3V IN
LD1_STOP#	3.3V IN	1.8V IN	3.3V IN/OD	1.8V IN
LD1_STOP#	3.3V IN	1.8V IN	3.3V IN	3.3V IN
SYSTEMRESETB	3.3V IN	1.8V IN	3.3V IN	3.3V IN

**JETWAY INFORMATION CO.,LTD.**


Title: **RD980-SYSTEM I/F & STRAP**

Size: Custom Document Number: **HA18** Rev: 1.0


Date: Tuesday, June 21, 2011 Sheet: 7 of 26





















- USB15 HEADER (USB1.1)
- USB14 HEADER (USB1.1)
- USB13 REAR PANEL
- USB12 REAR PANEL
- USB11 REAR PANEL
- USB10 REAR PANEL
- USB9 HEADER
- USB8 HEADER
- USB7 REAR PANEL
- USB6 REAR PANEL
- USB5 REAR PANEL
- USB4 HEADER
- USB3 REAR PANEL
- USB2 REAR PANEL
- USB1 HEADER
- USB0 GIGABIT ETHERNET



SB800 HAS INTERNAL PULL-UP FOR GPIO197 & 198

BOARD REV ID	
A	0 0 1
B	0 1 1
C	1 0 1
D	1 1 1






PLACE ALL THE DECOUPLING CAPS ON  
THIS SHEET CLOSE TO SB AS POSSIBLE



VDDPL\_33\_USB\_S and VDDAN-33\_USB\_S [12:1]  
can be tied together and share one ferrite bead

VDDAN\_11\_USB\_S\_[2:1] and VDDCR\_11\_USB\_S\_[2:1]  
can be tied together and share one ferrite bead









OVERLAP COMMON PADS WHERE  
POSSIBLE FOR DUAL-OP RESISTORS.

PLACE STRAP RESISTORS DIRECTLY  
ON CLK NETS (WITHOUT STUBS).


### SB800 REQUIRED STRAPS






	AZ_SDATA_OUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ON NO_PWRGD ENABLED	USE DEBUG STRAPS	NON-FUSION CPU CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	ROM TYPE: H, H = Reserved	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE GEN1	WATCHDOG TIMER ON NO_PWRGD DISABLED	IGNORE DEBUG STRAPS	FUSION CPU CLOCK MODE	EC DISABLED	CLKGEN DISABLED	H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT

### SB800 DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[30:23]






	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




PCISCL R699 NC-4240-F SCLK1 SCLK1 11,14  
PCISDA R698 NC-4240-F SDATA1 SDATA1 11,14  
RA\_D21 R701 42A100-F A\_D21

PIRQ-3 PIRQ-3 13  
PIRQ-2 PIRQ-2 13  
PIRQ-1 PIRQ-1 13  
PIRQ-0 PIRQ-0 13  
C\_BE(0..3) C\_BE(0..3) 13  
A\_D0..31 A\_D0..31 13,17











POWER-ON TRIP				
PIN	Function	NET Name	R1	LO
26	FANCTL3	FANCTL3	PWM FAN	LINEAR FAN
24	FANCTL2	FANCTL2	PWM FAN	LINEAR FAN
22	FANCTL1	FANCTL1	PWM FAN	LINEAR FAN
121	DPB18	FAN43_130	FAN SPEED DUTY+40%	FAN SPEED DUTY+100%
124	SDT18	SDT18 48/3E	48	2E
52	TPWRMG/SPD	TPWRMG/SPD	TPWRMG	GPIO

**SYSFAN 1**



**SYSFAN 2**




**CPU FAN**



**RTUP Function**



**RTUP Function**



**RTUP Function**



**RTUP Function**




**RTUP Function**



**RTUP Function**



**RTUP Function**



**RTUP Function**



**RTUP Function**




**RTUP Function**






**RTUP Function**









MODE : HIGH --> 5V\_DUAL ACTIVE AT S5 STATE  
MODE : LOW --> 5V\_DUAL DISABLE AT S5 STATE

S5#	S3#	MODE	5VDUAL	Remark
1	1	x	VCC5	S0
1	0	X	5VSB	S3
0	0	1	5VSB	S4/S5
0	0	0	OFF	S4/S5



